About Jan Gray

computing with FPGAs; former Microsoft dev tools architect; co-chair RISC-V Soft CPU SIG; driving RISC-V composable extensions standardization so we can all build on each other's good work; #FPGA #RISCV manycore accelerator overlays 🇨🇦 🇺🇸

Lists

Timeline

{username} has no activity yet